

FIG. 1




FIG. 3










FIG. 4








FIG. 8




FIG. 9







FIG. 13

Binary code	Gray code
000000	000000
000001	000001
000010	000011
000011	000010
000100	000110
000101	000111
000110	001111




FIG. 14




FIG. 15A




FIG. 15B




FIG. 15C




FIG. 16




FIG. 17




FIG. 18




FIG. 19

Initial preset number	Initial preset value	Initial preset number	Initial preset value
0h	0001h	8h	0010h
1h	5500h	9h	5000h
2h	0002h	0Ah	0020h
3h	2A00h	0Bh	2001h
4h	0004h	0Ch	0040h
5h	5400h	0Dh	4002h
6h	0008h	0Eh	0080h
7h	2800h	0Fh	0005h

FIG. 20A

Initial value of shift register





FIG. 20B



(ECC block structure)

FIG. 21




FIG. 22









FIG. 23

[illegible]

FIG. 24B









SYNC

FIG. 27A



Data

FIG. 27B



monotone

FIG. 27C




FIG. 27D




FIG. 28A




FIG. 28B




FIG. 29




FIG. 30





FIG. 31



Guard 1 properly reproduced contains 47 bytes
Guard 2 properly reproduced contains 22 bytes
Overlap to prevent unrecorded parts from being left contains 8 bytes

FIG. 32





FIG. 33



- ☆ 1-address bit area 511 (expressed in 8 wobbles or 12 wobbles)
- ☆ Frequency, amplitude, and phase in 1-address bit area = constant everywhere
- ☆ Boundary part of 1-address bit area 511 (180° or 0° phase shift)

FIG. 34




FIG. 35

Example of Gray code

Decimal number	Conventional binary representation	Gray code representation
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110
5	0101	0111
6	0110	0101
7	0111	0100
8	1000	1100
9	1001	1101
10	1010	1111
11	1011	1110
12	1100	1010
13	1101	1011
14	1110	1001
15	1111	1000

FIG. 36

(Configuration of information recording and reproducing apparatus) (particularly centering on the reproducing system)




FIG. 38